_	 	
U.S. PTO 100945	Subclass	SUE CLASSIFICATION
09/9	Class	SUE CLA

Best Available Copy

PATENT NUMBER							
<i>•</i>							



	- LL_L	<u>지</u>	U.S. UTIL	O.I.P.E.	Application FATEN	T DATE	
	PLICATION NO. 09/900945	CONT/PRIOR	CLASS 714	SUBCLASS	ART UNIT	EXAMINER	•
APPLICANTS	Toshitada	Saito	3100	Á	21000 2133	TRIMMINGS	4
1111	One-chip circuit a	system la nd its pe	arge-scal Pripheral	e integrat circuits	ed circuit	including processor	

	ISSUING CLASSIFICATION																
	ORIGINAL CROSS REFERENCE(S)																
	CLASS SUBCLASS CLASS SUBCLASS (ONE SUBCLASS PER BLOCK)																
INT	ERN	IAT	IONAL	CLA	SSIFI	CATIC	N							·	·		
					8								,				
\prod											-		7				: 1
			1	.,									-				
П	☐ Continued on Issue Slip Inside File Jacket								-								

	• .						
TERMINAL.		DRAWINGS	CLAIMS ALLOWED				
DISCLAIMER	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.		
The term of this patent			,	NOTICE OF ALLOWANCE MAILED			
subsequent to (date)	·			• •			
has been disclaimed.	(Assistant	Examiner)	(Date)	·			
The term of this patent shall		4	-				
not extend beyond the expiration date of U.S Patent. No.		•		ISS	UE FEE		
-		. •		Amount Due	Date Paid		
	(Primary S	Examiner)	(Date)				
The terminalmonths of		·		ISSUE BA	TCH NUMBER		
this patent have been disclaimed.	(Legal Instrume	ents Examiner)	(Date)				
WARNING:							
The information disclosed herein may be res Possession outside the U.S. Patent & Traden					35, Sections 122, 181 and 368.		
Form PTO-436A Rev. 6/99)			FILED WITH:	DISK (CRF)	FICHE CD-ROM		